

Single-Thread Processor

[illegible]

Figure 1a

Single-Thread Processor with Data Cache

machine cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40
PC	A	B	C	D	E	E	E	F	F	F	G	G	G	H	H	H	I	I	I	J	J	J	K	K	K	L	L	L	M	M	N	N	N	O	O	P	P	P	P	
FETCH	A	B	C	D	C	D	C	D	E	E	F	F	F	G	G	G	H	H	H	I	I	J	J	J	K	K	K	L	L	L	M	M	N	N	N	O	O	P	P	
DECODE	A	B	C	C	D	D	D	E	E	E	F	F	F	G	G	G	H	H	H	I	I	J	J	J	K	K	K	L	L	L	M	M	N	N	N	O	O	P	P	
OPERAND	A	B	A	B	B	C	C	C	C	D	D	D	D	E	E	E	F	F	F	G	G	G	H	H	H	I	I	I	J	J	J	K	K	L	L	L	M	M	N	N
EXECUTE					A	A	B	B	C	C	C	D	D	D	D	E	E	E	F	F	F	G	G	G	H	H	H	I	I	J	J	J	K	K	L	L	L	M	M	
ADDRESS						A	B	B	C	C	C	C	C	D	D	D	E	E	E	F	F	F	G	G	G	H	H	H	I	I	J	J	J	K	K	L	L	L	M	M
WRITETRACK						A	A	B	B	C	C	C	C	C	D	D	D	E	E	E	F	F	F	G	G	G	H	H	H	I	I	J	J	J	K	K	L	L	L	L

Figure 1b




Figure 2

Four-Thread Processor

active thread	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4
PC	1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E	2E	3E	4E
FETCH		1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E	2E	3E
DECODE			1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E	2E
OPERAND				1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E
EXECUTE					1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D
ADDRESS						1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D
MEM							1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D
MEM								1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D
MEM									1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C
WRITEBACK										1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C
memory in use																				

Figure 3a

Four-Thread Processor with Banked Memory

active thread	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4	1	2	3	4
PC	1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E	2E	3E	4E
FETCH		1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E	2E	3E
DECODE			1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E	2E
OPERAND				1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D	1E
EXECUTE					1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D	4D
ADDRESS						1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D	3D
MEM							1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D	2D
MEM								1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C	1D
MEM									1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C	4C
WRITEBACK										1A	2A	3A	4A	1B	2B	3B	4B	1C	2C	3C
memory1 in use																				
memory2 in use																				

Figure 3b




Figure 4

Cycle Allocation Table




Figure 5

Figure 6: Cycle Allocation Table

Cycle Allocation Table

commutator

